The IVN Quality department, is supporting the In-Vehicle Networking business in establishing Automotive Quality level for the Networking products. We are currently looking for a student for a 6-month internship to support the modelling of Soft-Error Rate failure mechanisms in the field to better understand the behavior and to accomplish improved solutions to reduce its impact.
Soft errors are bit errors caused by alpha particles from IC materials or by cosmic neutrons. Soft-error rate is a potential thread for many NXP product types. There are no SER acceptance limits specified in the industry or within NXP. Instead, acceptance limits are defined based on engineering (and marketing) judgement.
The SER that a product observes in the field can vary due to several reasons. The product application plays an important role, in close relation to the system architecture. Data that are stored for a long time before being used are more sensitive than data that are often refreshed.
The goal is to get a better understanding of the architectural vulnerability impacting the product SER in the field. The focus will be mainly on product types from BL RFP (e.g., automotive radar, personal health) and BL AA (e.g., automotive Ethernet).
Little’s law is a basic queuing theory equation that can be applied to calculate the architectural vulnerability factor (AVF) of a specific IC architecture. The appendix gives a short description of Little’s law. This project will focus on the AVF at the IC output level, and assess the potential impact (AVF) on module (application) level by considering a few use cases.
Read soft-error rate documentation / literature study.
Investigate the computation of the architectural vulnerability factor (AVF), using Little’s law.
Theoretical study to apply Little’s law to specific NXP circuits and architectures.
Possibly, perform calculations in Excel (or another programming environment).
Interpret and report the results.
What’s in it for you
A great opportunity to develop your skills (technical, soft skills, communication, etc.)
Gaining experience in a multinational and diverse environment
Possibility to become part of NXP’s Young Professional Talent Pool
Working on real assignments which contribute to NXP’s objectives
Electronical Eng, Physics or Information Technology student (Technical University or similar)
Affinity with Excel programming (or other programming environment to support modelling)
Experience in quality failure mechanisms
Good level of English is required (attendance to meetings / presentations with international team, reading and writing of documentation)
This is a full-time internship (40 hours per week) with a duration of 6 months or longer. The assignment could also be suitable as a thesis/graduation project.
Please note that in order to be considered for an internship/working student assignment, you need to be registered as a student during the entire period.
Creating Secure Connections and Infrastructure for a Smarter World
NXP Semiconductors N.V. (NASDAQ: NXPI) makes products and environments safer, more sustainable, and more secure with innovative connectivity and edge processing solutions for a smarter world.
We are in the business of better. Not just better technologies, but better innovations to improve society. As the world leader in secure connectivity and processing solutions for embedded applications, NXP is solving the world’s most complex technology challenges to accelerate business innovation, enhance how we work, and advance how we live.
Ready to create a smarter world? Visit our career website and follow us on social: LinkedIn , Facebook , Twitter .
If you are as excited about this opportunity as we are, we kindly invite you to apply. After a screening based on your profile you can be expected to have a video interview with our Talent Acquisition Consultant followed by business. Engineering Internship (Soft Error Rate modelling)